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ABSTRACT
In natural language processing (NLP), the “Transformer" architec-
ture was proposed as the first transduction model replying entirely
on self-attention mechanisms without using sequence-aligned re-
current neural networks (RNNs) or convolution, and it achieved
significant improvements for sequence to sequence tasks. The in-
troduced intensive computation and storage of these pre-trained
language representations has impeded their popularity into compu-
tation and memory constrained devices. The field-programmable
gate array (FPGA) is widely used to accelerate deep learning algo-
rithms for its high parallelism and low latency. However, the trained
models are still too large to accommodate to an FPGA fabric. In
this paper, we propose an efficient acceleration framework, Ftrans,
for transformer-based large scale language representations. Our
framework includes enhanced block-circulant matrix (BCM)-based
weight representation to enable model compression on large-scale
language representations at the algorithm level with few accuracy
degradation, and an acceleration design at the architecture level. Ex-
perimental results show that our proposed framework significantly
reduce the model size of NLP models by up to 16 times. Our FPGA
design achieves 27.07× and 81 × improvement in performance and
energy efficiency compared to CPU, and up to 8.80× improvement
in energy efficiency compared to GPU.
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1 INTRODUCTION
RNN and its variant Long Short-Term Memory (LSTM) unit [6] and
Gated Recurrent unit (GRU) [3] used to dominate in sequence mod-
eling, language modeling and machine translation, etc. However,
they in general lack efficiency in transmitting global information,
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due to the bottleneck in the memory (hidden state) and compli-
cated bypassing logic (additive and derivative branches) where long
range information is passed. In addition, the inherently sequential
nature precludes parallelization within training examples through
backpropagation, which is critical at longer sequence lengths [9].
To overcome the shortcomings in RNNs, the “Transformer" ar-
chitecture was proposed as the first transduction model replying
entirely on self-attention mechanisms without using sequence-
aligned RNNs or convolution. It achieved notable improvements
for sequence to sequence tasks [18]. The breakthroughs and devel-
opments of new models have accelerated at an unprecedented pace
since the attention mechanisms have become the mainstream in
NLP domain with the invention of Transformer. Many transformer-
based NLP language models like BERT [4] and RoBERTa [10] intro-
duced pretraining procedures to the transformer architecture and
achieved record-breaking results on major NLP tasks, including
question answering, sentiment analysis, and language inference.
Nevertheless, the introduced intensive computation and power
footprint of these pre-trained language representations has impeded
their popularity into computation and energy constrained as edge
devices. Moreover, despite of the rapid advancement achieved by
the recent transformer-based NLP models, there is a serious lack of
studies on compressing these models for embedded and internet-
of-things (IoT) devices.
In this paper, we propose an energy-efficient acceleration frame-
work, Ftrans, for transformer-based large scale language repre-
sentations using FPGA. Ftrans is comprised of an enhanced BCM-
based method enabling model compression on language represen-
tations at the algorithm level, and an acceleration design at the
architecture level. Our contributions are summarized as follows:
• EnhancedBCM-basedmodel compression forTransformer.
We address the accuracy degradation caused by traditional BCM
compression, and propose an enhanced BCM-based compression
to reduce the footprint of weights in Transformer. With small
accuracy loss, Ftrans achieves up to 16 times compression ratio.
• Holistic optimization for Transformers on FPGA. Given
the large size and complex data flow of transformer-based mod-
els, even with model compression, we still need to schedule
the computation resources carefully to optimize latency and
throughput. We propose a two stage optimization approach to
mitigate the resource constraints and achieve high throughput.
• Lowhardware footprint and lowpower (energy) consump-
tion. We propose an FPGA architecture design to support the
model compression technique and we develop a design automa-
tion and optimization technique. Overall, the proposed Ftrans
achieves the lowest hardware cost and energy consumption in
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implementing Transformer and RoBERTa compared to CPU and
GPU references.
Experimental results show that our proposed framework signifi-
cantly reduce the size of NLP models by up to 16 times. Our FPGA
design achieves 27.07× and 81 × improvement in performance and
energy efficiency compared to CPU. The power consumption of
GPU is up to 5.01× compared to that of FPGA, and we achieve up
to 8.80× improvement in energy efficiency compared to GPU.
2 RELATEDWORK
Attention mechanisms have become an integral part of compelling
sequencemodeling and transductionmodels in various tasks [9]. Ev-
idence of NLP community moving towards attention-based models
can be found by more attention-based neural networks developed
by companies like Amazon [8], Facebook [16], and Salesforce [2].
The novel approach of Transformer is the first model to eliminate
recurrence completely with self-attention to handle the dependen-
cies between input and output. BERT [4] and RoBERTa [10] extend
Transformer’s capacity from a sequence to sequence model to a
general language model by introducing the pretraining procedure,
and achieved state-of-the-art results on major NLP benchmarks.
Although RNNs and Convolutional Neural Networks (CNNs) are
being replaced by Transformer-based models in NLP community,
there are only a few works that accelerate Transformers and fo-
cus on reducing the energy and power footprint, e.g., a case study
of Transformer is presented in [1] using one of the cutting-edge
FPGA boards. However, it is noteworthy that [1] targets at a special-
ized FPGA architecture, which employs High Bandwidth Memory
(HBM) technology. Unlike the conventional FPGA, HBM is pack-
aged directly within the FPGA fabric to alleviate the on chip mem-
ory constraint. However, work [1] did not adopt model compression
technique, and used the sequence length of 8 and 16, which are
too short and not favorable in practise. The model details such as
number of encoder/decoders, hidden size are also not listed.
3 TRANSFORMERWORKLOAD ANALYSIS
The “Transformer" architecture is the heart for all state-of-the-
art large scale language models. It has an encoder-decoder struc-
ture [18] as shown in Figure 1. The encoder maps a sequence of the
input symbols x = (x1;x2;x3; ...;xn ) to a sequence of continuous
representations z = (z1; z2; z3; ...; zn ). Given x, the decoder then
produces an output sequence y = (y1;y2;y3; ...;ym ) of symbols one
element per time step. For the next time step, the model takes the
previously generated symbols as additional input when generating
the next. The Transformer follows this overall architecture using
stacked self-attention and fully-connected (FC) layers for both the
encoder and decoder, shown in Figure 1.
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Figure 1: Model structure of Transformer.
Encoder: The encoder consists of a stack of N identical layers.
Each layer has two sub-layers. The first is amulti-head self-attention
mechanism, and the second is a FC feed-forward network. There is
a residual connection around each of the two sub-layers, followed
by layer normalization.
Decoder: The decoder contains of a stack of N identical layers.
Within each layer, there are three sub-layers, where the third sub-
layer is the same as the encoder. The inserted second sub-layer
performsmulti-head attention over the output of encoder stack. The
first-sublayer utilizes masked multi-head attention, to ensure that
predictions for position i only depends on its previous positions.
3.1 Attention
The attention function can be described as mapping a query q and a
set of keys k and values v pairs to an output o as shown in Figure 2
(a), named scaled dot-product attention, or single head attention.
3.1.1 Single Head Attention. In this paper, we select dot-product
attention as the attention function since it is much faster and more
space-efficient [18]. The input consists of queries and keys of di-
mension dk , and values of dimension dv . We denote
√
dk is the
scaling factor for dot-product attention. We compute the dot prod-
ucts of the query with all keys, divide each by
√
dk , and apply a
softmax function to obtain the weights on the values. The attention
function on q, k, and v can be computed simultaneously by con-
catenated into matrix Q, K, and V, respectively. Accordingly, the
output matrix Oatt is:
Oatt = Attention(Q, K, V) = sof tmax (QK
T√
dk
) (1)
3.2 Multi-head Attention
Multi single-head attention are then concatenated as multi-head
attention, as shown in Figure 2 (b). MultiHead (Q, K, V) = Concat
(Head1, · · · ,Headh )×WO , where the Head is defined as:
Headi = Attention(QWQi , KWKi , VWVi ) (2)
where the projections are parameter matricesWQi ∈ Rdmodel×dk ,
WKi ∈ Rdmodel×dk , and WVi ∈ Rdmodel×dv . Multi-head attention
enables the model to jointly attend to information from different
representation subspaces at different positions [18].
In this work, we implement a shallow Transformer and a large
scale Transformer, i.e., RoBERTa. The shallow Transformer has h
= 2 parallel attention layers with 4 attention heads and RoBERTa
(base configuration) has 12 layers with 12 heads. For each head
we use dk = dv = dmodel /h = 200 and 768 for Transformer and
RoBERTa, respectively.
MatMul MatMul
(a) Scaled dot-product attention
{
(b) Multi-head attention
Scale
h
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Figure 2: : (a) Scaled Dot-Product Attention. (b) Multi-Head
Attention.
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4 TRANSFORMER COMPRESSION USING
ENHANCED BLOCK-CIRCULANT MATRIX
The introduced intensive computation and weight storage of large
pre-trained language representations have brought challenges in
hardware implementation. Therefore, model compression is a natu-
ral method to mitigate the these challenges.
4.1 Enhanced BCM-based Transformer
CirCNN [5] and C-LSTM [19] have adopted BCM for model com-
pression on small to medium scale datasets in image classification
and speech recognition, respectively, and achieved significant im-
provement in terms of performance and energy efficiency compared
to the prior arts. Using this method, we can reduce weight storage
by replacing the original weight matrix with one or multiple blocks
of circulant matrices, where each row/column is the cyclic reformu-
lation of the others. We use b to represent the row/column size of
each circulant matrix (or block size, FFT size). Suppose the shape of
a weight matrix in Transformer (e.g.,WQi ,W
K
i ,W
V
i ) isW ∈ Rm×n ,
there will be f × д blocks after partitioningW, where f =m ÷ b
and д = n ÷ b. ThenW = [Wi j ], i ∈ {1 . . . f }, j ∈ {1 . . .д}.
The input x is also partitioned as x = [xT1 , xT2 , . . . , xTд ]T . In
each BCM, only the first column/row is needed for storage and
computation, and is termed the index vector, pi j . The theoretical
foundation is derived in [20], which demonstrates the universal
approximation property and the error bounds of BCM-based neural
networks are as efficient as general neural networks.
Prior works [5, 19] have not investigated large-scale language
representations. To further maintain the prediction accuracy, we
use an enhanced BCM-based model compression. We modify the
formulation of the index vector as follows:
pi j =

1
b
∑b
j=1 W1j
1
b
∑b
j=1 W2j
. . .
1
b
∑b
j=1 Wb j
 (3)
whereWi j is a circulant matrix. We observe that in this way, we
can better preserve the parameter information and maintain the
overall prediction accuracy. The main reason is that prior works
take the first column/row as the index vector, missing the effective
representations for other rows/columns.
Based on the circulant convolution theorem [14, 17], instead of
directly performing the matrix-vector multiplication, we could use
the fast Fourier transform (FFT)-based multiplication method, and
it is equivalent to matrix-vector multiplication. The calculation
of a BCM-based matrix-vector multiplication Wi jxj is: Wi jxj =
pi j ⊛ xj = IFFT
(
FFT(pi j ) ◦ FFT(xj )
)
, where ‘⊛ ’ represents circular
convolution, and ◦ is element-wise multiplication. Therefore, the
computational complexity is reduced from O(b2) to O(b logb).
5 ARCHITECTURE
FPGA is widely used to accelerate deep learning models for its
high parallelism and low latency. As large amount of transformer
parameters exceed the on-chip memory or block RAM (BRAM)
capacity on FPGA fabric, even with model compression technique,
the full model cannot be stored on chip. To address the challenge,
we partition a model into embedding layer and encoder/decoder
stacks. The embedding layer contributes 30.89% of parameters. Es-
sentially it is a look-up table which transforms discrete tokens into
continuous space, the computation is less than that of encoder and
decoder. Therefore, our basic idea is to off-load embedding layer
to off-chip memory, thus it is possible to deploy the most compu-
tational intensive part, i.e. the encoder and decoder stack on chip,
avoiding frequently access off-chip weights, hence to accelerate
computation. Second, to mitigate the I/O constrain, we developed
the inter-layer coarse grained pipelining, intra-layer fine grained
pipeling, and computation scheduling.
5.1 Overall Hardware Architecture
As shown in Figure 3, the proposed hardware architecture consists
of computation units for encode/decoder computation, on-chip
memory banks, a transformer controller, and an off-chip memory
(DDR) and DDR controller. The transformer controller communi-
cates with the host and controls all the modules in FPGA. The host
PC loads the inputs (i.e., sentence pairs ) to the FPGA for inference
through PCIE. On the FPGA part, given the tokenized sentences,
the embedding look up module accesses DDR to fetch embeddings.
Next, the embeddings will be fed into the pipelined encoder/decoder
stacks to perform inference.
The computing units consist of multi-head attention, scaled dot
product attention, point wise feed forward layer, linear, and ad-
d/norm. The transformer controller orchestrates the computing
flow and data flow of inputs from PCIEs, BRAMs and computing
units on the FPGA fabric. Since the encoder and decoder share same
type of operations, so we first decompose them into different com-
puting primitives, including matrix multiplication of different sizes,
vectorized exponentials etc. The multi-head attention, linear, and
add/norm modules are reconfigured to form as encoder or decoder
under the transformer control logic. We have two pipeline strate-
gies. For shallow networks, the entire network can be straightfor-
wardly implemented, i.e. all layers can be implemented by dedicated
FPGA resources. For the state-of-the-art designs such as BERT and
RoBERTa, there are multiple encoders/decoders, hence the resource
such as DSPs may not enough. In such cases, reuse of certain PE or
entire encoder/decoder module are necessary.
5.2 Multi-Head Attention Design
Multi-head attention includes multi-processing elements (named
PE) banks, for matrix multiplication), buffers (K buf, Q buf, and
V buf), a normalization module (Norm), a masking function for
masked multi-head attention, and a softmax module as described
in Equation (2) and shown in Fig. 4.
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Host
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Figure 3: The overall hardware architecture on FPGA.
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Figure 4: Multi-head attention (Head1, · · · ,Headh ) design.
The input are fetched from DDR and fed into encoder pipeline,
thenmultiplied with a set of querymatrixQ and keymatrixK stored
on BRAMs. The intermediate resultsQWQ andKWK are then prop-
agated to the buffers (i.e., K buffer and Q buffer to store KWK , and
QWQ , respectively). Next, we compute the matrix multiplication
of the values stored in the K buffer and W buffer. The product will
be loaded to the normalization (Norm) module, i.e.,product√
dk
. After
the softmax module, the results will be propagated to a PE bank
to perform matrix multiplication with the matrix stored in V Buf,
i.e., VWV . Each head will have a local controller to orchestrate the
computing flow and data flow of PE banks and buffers. The local
controller will also enable the multiplexer for masked multi-head
attention with a goal of masking the future tokens in a sequence
(setting to 0), to prevent the current output predictions from being
able to see later into the sentence. To support masked multi-head
attention, the local controller controls multiplexer to set future
tokens to 0, such that current output predictions are not able to
see later sequences. Decoder has one more multi-head attention,
thus takes longer time to compute than encoder. In the case of
decoder module has to be reused, to prevent encoder pipeline stall,
a buffer is placed between the encoder and decoder stacks. The
buffer also stores the output from the last encoder to support the
residue connection.
5.3 PE Design and Softmax Module
We develop three different configurable PEs, which as PE-A, PE-B,
and PE-FFT/IFFT. For the BCM-based matrix-vector multiplication
in FC layers, we use FFT/IFFT-based processing elements (PE); for
other layers, we use matrix-vector multiplication, i.e., PE-A and
PE-B for different matrix sizes.
5.3.1 Matrix-vector multiplication-based PE. The major part of the
PE-A or PE-B is a multiplier for matrix multiplication of different
sizes. It also consists of two accumulators, dividers and exponential
FFT
BRAM FFT(W) 
MAC
PE
Register bank
FFT
(FFT twiddle factors)
(b) Softmax module(a) PE design
 Buf
AccExp(-x)
DIV
Figure 5: FFT/IFFT-based PE and softmax module design.
units to support scaling and softmax required by multi-head atten-
tion. The output of multipliers are fed into divider or accumulator
as stream, hence scaling and softmax layer can be overlapped with
matrix multiplication.
5.3.2 FFT/IFFT-based PE . Figure 5 shows the design of FFT/IFFT-
based PE and softmax, including a FFT/IFFT kernel, an accumulator,
and an adder. The accumulator is an adder tree with N inputs (the
size is chosen the same as the FFT/IFFT kernel size). We select
Radix-2 Cooley Tukey algorithm [7] for FFT implementation.
5.3.3 Softmax Module. Figure 5 (b) shows the implementation of
the softmax function softmax(x)i = exp(xi )∑
j exp(x j )) . The exponential
function exp(xi ) or exp(x j ) is expensive in resource consumption
for FPGAs. We adopt piece-wise linear functions to estimate their
outputs, in order to simultaneously reduce the resource consump-
tion and maintain the accuracy. A buffer is used to store exp(xi )
and an accumulator is used to compute the summation of exp(x j ).
Next, we perform the division and generate the softmax results.
6 DESIGN AUTOMATION & OPTIMIZATION
We developed a workflow to prototype and explore the hardware
architecture. First, we generate a data dependency graph based on
trained models to illustrate the computation flow. The operators
in graph are scheduled to compose the pipeline under the design
constraints, to achieve maximum throughput. At last, a code gener-
ator receives the scheduling results and generates the final C/C++
implementation, which can be fed into the commercial HLS tool
for synthesis. Our target synthesis backend is Xilinx SDx.
The major computationally intensive operations are shown in
Figure 6. Other operations such as division and softmax consume
much less time, and can be merged/overlapped with these major
operations. The computation in different layers can be decomposed
into common computing elements, i.e., PEs. The layers in same
color can be performed by same PE, however, with unbalanced
operations. For example, the time consumed by the KWK , QWQ
and VWV is roughly 4 times of computation required by the n
heads. To improve the utilization of pipeline, it is desirable to let
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Figure 6: Data flow of major operations.
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each layers consumes roughly the same time. This can be achieved
by allocating more resources to the slowest layer. We adopt a two-
stage optimization flow. In first stage, we find a resource scheme
that can minimize the maximum time required by layers. In second
stage, under such resource constrains, we optimize the scheduling
of an individual encoder/decoder.
The optimization starts from a basic implementation of an indi-
vidual encoder/decoder, i.e. no parallization nor resource reusing,
such that we can obtain an estimation of resource consumption,
number of operations and execution time of each layer, through-
put obtained by unit number of resources. Then we will examine
how much resource can be allocated to each encoder/decoder to
minimize the execution time of the slowest layer:
minimize max(T1,T2, ...,Tn ),
subject to RF [i] ≥ M
∑
j
Rj [i] + Rmisc [i] (4)
where i ∈ (0, ..., 3), j ∈ n, n is the number of layers, M is the to-
tal number of encoder/decoder, RF = [RF F ,RLUT ,RDSP ,RBRAM ]
is on-chip resource constraints for look-up table (LUT), flip-flop
(FF), digital signal processing unit (DSP), and BRAM, respectively.
Tj is the time required by the j-th layer. Rj is resource utiliza-
tion of the j-th layer, which is also represented as a vector: Rj =
[R jF F ,R
j
LUT ,R
j
DSP ,R
j
BRAM ]. Rmisc is the resource utilization of
modules except encoder/decoder module, such as DDR controller,
PCIE controller, etc. Tj can be given as:
Tj = ⌈N iop/(Fj · Kj )⌉, j ∈ n (5)
where N iop is the number of operations required by the j-th layer.
Kj is resource allocation factor of the j-th layer. Fj is the through-
put of non-optimized design, which can be obtained empirically.
Therefore, the throughput is:
Throuдhput = f req/(n ·max(T1,T2, ...,Tj )) (6)
It finds the slowest layer, allocates more resources, then up-
dates the resource consumption and execution time. If resource
constraints are satisfied, we repeat this procedure until no more
speedup. Then the algorithm will examine the fastest layer. If it
takes significantly less time than the slowest layer, it is possible to
allocate less resources for that layer, hence more resources can be as-
signed to the slowest layer. After this procedure, we obtain resource
constraints, e.g. the No. of different PEs of an encoder and decoder.
Under resource constraints, each layer may not have dedicated com-
putation resource, hence matrix multipliers, adders, etc. have to be
shared. Therefore, the computation has to be carefully scheduled to
minimize the computation latency. The encoder/decoder can be rep-
resented as a Directed Acyclic Graph (DAG) –G(V ,E), whereV is a
set of vertices representing different computation, edges E indicate
the dependency. The available computation units such as PEs and
adders are represented by a setOp = {PE −A1, PE −A2, ...,Adder }.
The algorithm used for operation scheduling takes G and Op as
input, is shown in Algorithm 1.
7 EVALUATION
7.1 Training of Transformer-Based Language
Representation
In this section, we apply both enhanced BCM-based model compres-
sion on the linear layers, and adopt 16 fixed-point data representa-
tion for all the weights. We evaluate the accuracy impact with two
Algorithm 1: Pseudo-code for operation scheduling
Input: Dependency graphG(V , E), available PEsOp = {PE_A1, PE_A2, ..., Adder }
Output:C and designated PE for each Layer
Q = TOPO_SORT (G(V , E)) \\ Topological sort to obtain priority queue of all layers
P = Q [0] \\ List of layers to be scheduled
E = ∅ \\ List of layers being executed
S = ∅ \\ The final schedule result
staдe = 0
whileQ , ∅ ∧ E , ∅ do
for layer ∈ Q do
if available PE∃Op for layer then
Q .pop()
Op .r emove(PE)
E .push_back ((layer, PE))
forV ∈ NEIGHBOR(layer ) do
Q .push_back (V )
end
end
staдe+ = 1
for layer, PE ∈ E do
if I S_F IN ISHED(layer ) == T rue then
E .pop()
S .push_back ((layer, staдe, PE))
Op .push_back (PE)
end
end
return S
representative Transformer structures, i.e., a shallow Transformer
with both encoder and decoder, and a pretrained deep Transformer
architecture - RoBERTa (base configuration) which only has en-
coder [10]. The shallow Transformer is evaluated in a language
modeling task, which is an unsupervised sequence-to-sequence
problem that requires the decoder part. On the other hand, we run
a RoBERTa on a sentiment classification task that is a supervised
classification problem without the requirement for decoder block.
The software is implemented in PyTorch deep learning framework
[15] and FairSeq sequence modeling toolkit [13]. Table 1 summa-
rizes the key parameters of the shallow Transformer and RoBERTa
models in the experiments.
Table 1: Key parameters of Shallow Transformer and
RoBERTa
Model Transformer Transformer Hidden Attention Total
Configuration Structure Layers Size Heads Params
Shallow Transformer encoder-decoder 2 200 4 6M
RoBERTa (base config.) encoder only 12 768 12 125M
7.1.1 Finetuned RoBERTa for Sentiment Classification. We evaluate
the proposedmodel compressionmethod for finetuned RoBERTa [10]
on IMDB movie review sentiment classification [11] to shed some
light on training trial reductions. Starting from the saved state of
pretrained models in work [10], we finetune the model until it
reaches to its best validation accuracy at 95.7%. To maintain over-
all accuracy, we compress partial layers. The process suppresses
randomness by using a deterministic seed. Thus the accuracy dif-
ference between the original RoBERTa and compressed version is
sorely contributed by the compression techniques.
7.1.2 Shallow Transformer. Language modeling task takes a se-
quence of words as input and determines how likely that sequence
is the actual human language. We consider the popular WikiText-2
dataset [12] in this experiment, which contains 2M training tokens
with a vocabulary size of 33k. A shallow Transformer model with 4
attention heads and 200 hidden dimension is established.
The baseline and model compression results of shallow Trans-
former and RoBERTa on WikiText-2 and IMDB review are shown
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Table 2: Comparison among different model configurations
ID Network Block WikiText-2 ACC loss ACC lossType Size (ACC) % with BCM (%) with BCM & Quant. (%)
1 Shallow Transformer − 91.3 − −
2 Shallow Transformer 4 90.7 0.6 0
3 Shallow Transformer 8 90.7 0.6 0.6
4 Shallow Transformer 16 90.0 1.3 0.6
ID Network Block IMDB ACC loss ACC lossType Size (ACC)% with BCM (%) with BCM & Quant. (%)
4 RoBERTa (base) − 95.7 − −
5 RoBERTa (base) 4 91.5 4.2 4.3
6 RoBERTa (base) 8 91.4 4.3 4.3
Table 3: Comparison among different model configurations
Shallow Transformer
Batch Size DSP FF LUT Latency (ms) Power (W) Throughput (FPS)
1 5647 304012 268933 2.94 22.45 680.91
4 5647 304296 269361 11.59 22.52 690.50
8 5647 305820 269753 22.90 22.66 698.72
16 5647 306176 270449 45.54 22.73 702.54
RoBERTa (base)
Batch Size DSP FF LUT Latency (ms) Power (W) Throughput (FPS)
1 6531 506612 451073 10.61 25.06 94.25
4 6531 506936 451545 40.33 25.13 99.13
8 6531 508488 452005 79.03 25.89 101.23
16 6531 508916 452661 157.18 25.96 101.79
in Table 2, respectively. We compress the models using enhanced
BCM-based method with block size of 4 or 8. From Table 2, we
observe that for the shallow Transformer, thers is no accuracy loss
with block size of 4 and only 0.6% accuracy loss with block size of
8. The RoBERTa, on the other hand, incurs 4.2% and 4.3% accuracy
drop after model compression using 4 and 8 block size, respectively1.
We also observe that changing from 32-bit floating point to 16-bit
fixed point will not cause accuracy loss. The comparable accuracy
between the original model and the weight compressed version
demonstrates the effectiveness of the proposed model compression
method.
7.2 Performance and Energy Efficiency
7.2.1 Experimental Platform. TheXilinx Virtex UltraScale+ VCU118
board, comprising 345.9Mb BRAM, 6,840 DSPs, 2,586K logic cells
(LUT), and two 4GB DDR5 memory, is connected to the host ma-
chine through PCIE Gen3 × 8 I/O Interface. The host machine
adopted in our experiments is a server configured with multiple
Intel Core i7-8700 processors. We use Xilinx SDX 2017.1 as the com-
mercial high-level synthesis backend to synthesize the high-level
(C/C++) based designs on the selected FPGAs.
7.2.2 Experimental Results of Transformer and RoBERTa. We imple-
ment the compressed model to FPGA to evaluate the performance
and energy efficiency. For different batch sizes, we obtain the paral-
lelism per stage for the 7 stages in encoder/decoders of Transformer
and RoBERTa based on Algorithm 1 as shown in Table 3, respec-
tively. We report the resource utilization on FPGA including DSP,
LUT, and FF. The latency (ms), throughput (frame/sequence per
second) and power consumption (W) are also reported. Our results
shows that there is a trade-off between latency and power con-
sumption. For both Transformer and RoBERTa, we can achieve the
best trade-off (the lowest ratio of Latency/Power) when the batch
1The accuracy drop on RoBERTa is slightly higher because its parameters are carefully
pretrained on the Giga byte dataset (160GB of text) using a masked language model [10]
and more sensitive to compression.
size is 8 since the latency will be significantly increased and the
throughput will not be increased when we use larger batch size.
7.2.3 Cross-platform comparison. We compare the performance
(throughput) and energy efficiency among CPU, GPU, and FPGA
using same model and same benchmark (IMDB), as shown in Ta-
ble 4. We also validate our method on embedded low-power devices,
implement our pruned model on Jetson TX2, an embedded AI com-
puting device. ItâĂŹs built by a 256-core NVIDIA Pascal-family
GPU and the memory is 8 GB with 59.7 GB/s bandwidth. Our FPGA
design achieves 27.07× and 81× improvement in throughput and
energy efficiency compared to CPU. For GPU TRX5000, the power
consumption is 5.01× compared to that of FPGA, and Our FPGA
design achieves 8.80× improvement in energy efficiency and 1.77×
throughput improvement compared to GPU. For embedded GPU
Jason TX2, our FPGA design achieves 2.44× improvement in energy
efficiency.
Table 4: The performance and energy efficiency comparison
among CPU, GPU, FPGA using RoBERTa
CPU GPU FPGA Jetson TX2
i7-8700K RTX5000 VCU118 Embedded GPU
Throughput (FPS) 3.76 57.46 101.79 9.75
Power (W) 80 126 25.13 5.86
Energy efficiency (FPS/W) 0.05 0.46 4.05 1.66
8 CONCLUSION
In this paper, we propose an energy-efficient acceleration frame-
work for transformer-based large scale language representations.
Our framework includes an enhanced BCM-based method to enable
model compression on large-scale language representations at the
algorithm level, and an acceleration design at the architecture level.
We propose an FPGA architecture design to support the model
compression technique and we develop a design automation and
optimization technique to explore the parallelism and achieve high
throughput and performance. Experimental results show that our
proposed framework significantly reduces the size of NLP models
with small accuracy loss on Transformer. Our FPGA-based imple-
mentation significantly outperforms CPU and GPU in terms of
energy efficiency.
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